Digital Verification Engineer
Our hiring company is a booming SME/startup active within the semiconductors industry. They created a job offer for a Digital Verification Engineer to integrate into their teams in Lausanne, Switzerland location.
- Language skills: English (fluent, C1) min
- Professional experience: min 3 years - 5+ years of experience in semiconductors
- Bachelor's degree in Electronics & Electrical Engineering/Communication System
- Expert in digital design verification, using standardized methodologies (UVM)
- Experience with SystemVerilog Assertions (SVA)
- Would be a plus: an experience with SerDes
- Prepare design verification plan
- Plan and schedule assigned projects
- Utilize latest techniques, tools and technologies for design verification activities
- Maintain design verification environment, track and close design bugs
- Develop design verification methodologies and implement standard debug flows
- Participate in design reviews
- Verilog
- SystemVerilog
- Lausanne, Vaud, Switzerland
- Solutions Engineer
- English